

LED display control drive IC

1 Overview

DP32129 is a serial decoding common cathode driver chip specially designed for LED scanning screen.It integrates 8-channel NMOS Row switch circuit, supports arbitrary scanning, and has the functions of high-performance shadow elimination self-adaptation, led lamp bead short circuit and LED lamp opening circuit string light processing.DP32129 can completely replace the original 3-8 decoder (74HC138) circuit of LED module, more effectively simplify the complexity of LED module PCB wiring, thereby improving the overall image effect of the display screen.

2 Features

- Working voltage 2.8V~5.5V
- Supports arbitrary scanning
- Integrate 8-channel NMOS
 - OUT MAX = 2.5A @ VDD = 5.0V
 - RON= $90m\Omega@VDD=5.0V\&IOUT=1.0A$
- Max power consumption < 600 MW @ VDD = 5.0V
- Integrate shadow elimination self-adaptation function, effectively eliminating Row shadow
- Configure the blanking voltage through the

- register to adapt more complex environments
- Improve LED cross-hair phenomenon of display caused by LED lamp open circuit
- Simplify the complexity of LED module PCB wiring
- Encapsulation: SOP16
- High ESD level


3 Application field

- High refresh rate LED video display
- Full- color LED display
- High-density and small-spacing LED panel display


4 Circuit schematic diagram

4.1 Input and Output Equivalent Circuit


SDI,LATCH,SCK Input terminals



DOUT Output




OUT0~7 Output terminals





4.2 Internal Circuit Block Diagram





Contents

1 Overview	
2 Features	1
3 Application field	1
4 Circuit schematic diagram	1
4.1 Input and Output Equivalent Circuit	1
4.2 Internal Circuit Block Diagram	2
5 Product Description	5
6 Proposed Application Circuit	6
7 Parameter list	7
7.1 Maximum limit parameter	7
7.2 Recommended Work Scope	8
7.3 DC Electrical Characteristics (VDD=5.0V)	
7.4 Dynamic Property (Without special instructions, VDD=3.5V~5V, Ta=25°C)	9
8 Timing waveform	9
9 Row switch Control and blanking Time	10
10 Configure register	11
11 Package Dimensions	13
12 OFFICIAL ANNOUNCEMENT	14




Revision History

Version	Date modified	Reviser	Revised contents		
V1.0	2023.08	WM	1.Initial Version		
V1.1	2024.03	LXZ	1.Fix pin naming of application block diagram		
V1.2	2024.06	WM	1.Fix Timing constraints		
		VV IVI	2.Fix default value of blanking voltage		
V1.3	2025.03	WM	1. Fix Row switch Control		
V1.4	2025.04	WM	1.Fix Electrical Characteristics		



5 Product Description

PIN Definition



SOP16 Pin definition diagram

PIN Description

SOP16 PIN No.	PIN Name	PIN Description
1	VDD	Power input
2	SDI	Data input
3	LATCH	Data latch signal
4	SCK	Data clock signal
5~8, 13~16	OUT0~OUT7	Output
9	GND	Power ground
10	DOUT	Serial Data Output
11, 12	NC	Empty PIN

Package Information

Product Name	Encapsulation style	Packing style	Quantity/ tray	Moisture sensitivity grade
DP32129	SOP16	Tape packaging	4000	MSL=3

Product marking



DP32129 is the product Name;

XXXXXX represents the product batch number;


2025/4/30 DP32129_REV1.4_EN www.depuw.com

5



6 Proposed Application Circuit

The LED scanning screen is widely used in indoor display screen to reduce the cost, but the parasitic capacitance of the LED anode will instantaneously generate a discharge path when scanning, resulting in the smear phenomenon of the display screen; The user can use the DP32129 with the discharge circuit function and refer to the recommended application circuit of the scanning screen as shown in the figure below, and use the constant current driver chip DP3269S with the built-in pre-charging function, so that the upper and lower smears can be completely eliminated. Because DP32129 is an 8-channel output integrated power chip, in order to avoid excessive heat accumulation, it is recommended to use the display screen with more than 16 scans, and pay attention to the temperature condition when using.



LED display 16 Scans application block diagram



7 Parameter list

7.1 Maximum limit parameter

Project	Symbol	Rated value	Unit
Power supply voltage	Vcc	0~6.0	V
Input Voltage	Vin	-0.4~VDD+0.4	V
Continuous working output current	lo	-2.5	Α
Instantaneous maximum output current	IOUT_MAX	-3.5	Α
Power Loss	PD	<600	mW
Package thermal resistance	Rth(j-a)	80	°C/W
Operating temperature	Topr	-40~85	$^{\circ}$
Storage Temperature	Tstg	-40~150	°C
Human body model (HBM)	VESD	≥8	KV

- All the voltage value setting based on Chip ground port (GND) as reference, the test temperature of the maximum limit parameter is 25°C;
- Application exceed the above specified value, may cause permanent damage to components, extending
 the operating life under absolute maximum conditions may reduce the reliability of the components.
 These are only part of the specified values, and do not support the functional operation of other
 conditions beyond the specification;
- SMD components, soldering peak temperature must be lower than 260°C, temperature curve as standard J-STD-020, and factory decides by itself, take the reference by actual situation and solder paste manufacture' s suggestion;



7.2 Recommended Work Scope

Project	Symbols	Conditions	Min value	Standard value	Max value	Unit
Power supply voltage	V cc	-	2.8	5.0	5.5	V
Output terminal voltage (DOUT)	Vроит	-	0.7	-	V _{DD}	V
Output terminal	Іон	Vон =V _{DD} -0.5V	-	-16	(-)	mA
current (DOUT)	Іоь	Vol =0.5V	-	20	-	
Input voltage	Vih	V _{DD} =3.3V~5.5V	0.7 V _{DD}		V DD	V
(SDI,LATCH,SCK)	VıL	۷ د.د – س	0	-	0.3V DD	V

7.3 DC Electrical Characteristics (VDD=5.0V)


Project Symbols Conditions		Min value	Standard value	Max value	Unit		
Logic pow volt	ver supply age	V _{DD}	.001-	2.8	5.0	5.5	٧
	erminal rent	Idd_off	All output are set low	-	400	-	uA
Gate opening voltage		VGS(th)	V _{DS} =VGS,I _D =250uA	-	-0.7	-0.9	V
Source-drain pole conduction resistance		RDS(on)[1:7]	V _{GS} =-5.0V, I _{OUT} =1.0A	-	90	-	mΩ
Input	High level	Vih	logic level voltage	0.7 V dd	-	V _{DD}	
voltage	Low level	VıL		0	-	0.3 V _{DD}	V



7.4 Dynamic Property (Without special instructions, VDD=3.5V~5V, Ta=25°C)

Project	Symbols	Test conditions	Min value	Standard value	Max value	Unit
Output rise delay	t _{PLH}		-	50	-	ns
Output drop delay	t _{pHL}		-	100		ns
Output rising edge	t _r	VDD=5.0V	-	60	-	ns
Output drop edge	t _f	CL=12pF	-	400	1	ns
Setup time	t _{st}		60	-	-	ns
Hold time	t _{hd}		60	-	-	ns

8 Timing waveform



2025/4/30 DP32129_REV1.4_EN


www.depuw.com




9 Row switch Control and blanking Time

DP32129 is a common cathode display serial decoder line tube driver, where each Row Switch is fixed to send 1 LATCH, and the channel output is high effective; the input data SDI to the output data DOUT is fixed to be at the rising edge interval of 8 SCK.

Symbols	Description	Min value	Max value
Tshadow	Equal to LATCH signal high level width	500ns	
Tsetup	Setup time	60ns	7-10.
Thold	Hold time	60ns	76, -



Scan the waveform line by line



Interlaced scanning configuration waveform

Number of rows =6 as an example:


2025/4/30

www.depuw.com

10

DP32129_REV1.4_EN





Configure waveform for any scan

10 Configure register

DP32129 Built in 4bit register:

BIT	Name	Default	Description				
3	VR_UP[2]	1′ b1	Pull up the erasing circuit re VR_UP[2:0]	Pull up the erasing circuit reference potential configuration register ,the highest bit in VR_UP[2:0]			
2	reserved	1′ b0	reserved				
1:0	VR_UP[1:0]	2' b10	Pull up the cancellation circle can be set to (Vdd=5V)- 0000: Vdd*7/20 =1.75V 0001: Vdd*8/20 =2.0V 0010: Vdd*9/20 =2.25V 0011: Vdd*10/20 =2.5V	1000 : Vdd*11/20 =2.75V 1001 : Vdd*12/20 =3.0V 1010: Vdd*13/20 =3.25V 1011 : Vdd*15/20 =3.5V	Default 2.75V Data pin matching: SDI corresponds to c signal of 3-8 decoding; LATCH corresponds to A signal of 3-8 decoding; SCK corresponds to B signal of 3-8 decoding;		

Symbol	Description	Minimum value	Maximum value
Tsetup1	Setup time	60ns	-
Thold1	Hold time	60ns	-

Configuration Register mode:

Register configuration is completed by two signals, SCK and LATCH, the configuration waveform is divided into three steps as shown below:

2025/4/30

www.depuw.com


11

DP32129 REV1.4 EN




(1)LATCH sends four dummy CLK pulses, and the chip enters register configuration after receiving them. (2)LATCH continues to send 8 CLK pulses, and the value of the sampled SCK of the NTH LATCH pulse is stored in the NTH bit of the register (N=1~8).

(3)LATCH continues to send one CLK pulse, which the chip receives and exits the register configuration state





11 Package Dimensions



	Symbol	Min	Nom	Max
	Α	<u> </u>	-	1.70
	A1	0.10	0.15	0.20
	A2	1.42	1.45	1.48
	A3	0.62	0.65	0.68
	р	0.38	-	0.51
, 64	D	9.85	9.90	9.95
	E	5.90	6.00	6.10
16,	E1	3.87	3.90	3.93
-01	е	1.24	1.27	1.30
	L	0.50	0.60	0.70
	L1		1.05REF	
	L2		0.25REF	
	Θ	0°	-	8°
	Θ1-Θ4		12°REF	
	R1		0.15REF	
	R2		0.15REF	



12 OFFICIAL ANNOUNCEMENT

Division I will ensure the accuracy and reliability of the product specification document, but we reserve the right to independently modify the content of the specification document without prior notice to the customer. Before placing an order, customers should contact us to obtain the latest relevant information and verify that this information is complete and up-to-date. All product sales are subject to the sales terms and conditions provided by our company at the time of order confirmation.

Division I will periodically update the content of this document. Actual product parameters may vary due to differences in models or other factors. This document does not serve as any express or implied guarantee or authorization.

The product specification does not include any authorization for the intellectual property owned by our company or any third party. With respect to the information contained in this product specification, we make no explicit or implied warranties, including but not limited to the accuracy of the specification, its fitness for commercial use, suitability for specific purposes, or non-infringement of our company's or any third party's intellectual property. We also do not assume any responsibility for any incidental or consequential losses related to this specification document and its use.

We do not assume any obligations regarding application assistance or customer product design. Customers are responsible for their own use of our company's products and applications. In order to minimize risks associated with customer products and applications, customers should provide thorough design and operational safety validation.

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Once discovered, the company will pursue its legal responsibility according to law and compensate for all losses caused to the company.

Please note that the product is used within the conditions described in this document, paying particular attention to the absolute maximum rating, operating voltage range, and electrical characteristics. The Company shall not be liable for any damage caused by malfunctions, accidents, etc. caused by the use of the product outside the conditions stated in this document.

Division I has been committed to improving the quality and reliability of products, but all semiconductor products have a certain probability of failure, which may lead to some personal accidents, fire accidents, etc. When designing products, pay full attention to redundancy design and adopt safety indicators, so as to avoid accidents.

When using our chips to produce products, Division I shall not be liable for any patent dispute arising from the use of the chip in the product, the specification of the product, or the country of import, etc., in the event of a patent dispute over the products including the chip.